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Abstract—The external unit of small telemetry system for 
animals uses inductive link to transmit both data and power to a 
small implant. In this work, firstly, we have presented a wideband 
frequency shift keying (FSK) transmitter, which is a class E power 
amplifier (PA) switches between two load networks that make the 
PA tuned correctly at tow input clock frequencies. Carrier 
frequencies used for data modulation are 5MHz/10MHz, the data 
rate of the proposed link is 2.5 Mbps. On the other hand, the 
analog circuits of the internal unit are designed in this paper. 
Internal unit has a demodulator circuit to derive directly a 
frequency clock from the FSK carrier and to sample the binary 
data stream. It also has a low power generator circuit to generate 
the supply voltage to the other blocks. The low power generator is 
composed of a high efficiency, low power rectifier, and a low power 
voltage regulator. To minimize the quiescent current of the 
regulator, we propose a control section which is a two-stage error 
amplifier to control the gate voltage of the PMOS transistors used 
in the differential pair of the voltage regulator and thus stabilize 
the direct current (DC) level at its output signal (Vreg). The output 
voltage of the proposed generator circuit is regulated at 1V, the 
quiescent current simulated is about 9.9µA and the line regulation 
performance is only 8mV/V. All circuits proposed in this paper 
were designed and simulated using Cadence in 180 nm CMOS 
technology. 
 
Index Terms— Telemetry system, class E PAs, wideband FSK, 
low power, inductive link, modulator, demodulator. 
I. INTRODUCTION 
WIRELESS telemetry system is designed that is suited for 
measuring and collecting of data/information from a small 
animal of laboratory [1]. The system captures, and transmits 
this information wirelessly to an end base station (computer or 
embedded system). The implant unit is implanted totally in the 
animal’s body. It is a small application specific system, created 
to capture data of a biosensor (retinal application [5], cardiac 
[6] and neurological [7] application), it communicates to radio 
frequency (RF) receiver for further processing. 
The implanted device includes three main sub–blocks:  
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analog front end, numeric section (microcontroller & interface 
circuit) and RF transceiver. Analog front end contains a 
demodulator to demodulate the data transmitted from the 
external part and to generate a clock recovery, and low power 
voltage generator to provide the power supply. Implant device 
transmits data collected wirelessly, through an RF antenna with 
a specific RF protocol. Different wireless protocols exist to 
transmit the binary data stream are HUF 860MHz -960MHz, 
non-standard 2.4GHz, WIFI, Bluetooth, and other RF 
proprietary RF frequencies. 
The innovation of this work is the design of 5MHz/10MHz 
FSK link using a class E PA to increase both the power transfer 
efficiency and the data rate to carrier frequency. Moreover, the 
design of voltage generator with low power consumption is 
proposed. 
The design of telemetry systems for small animals is an 
active field, for this reason, researchers work to improve their 
performances such as the size (the size of the implant should be 
minimized because the small body of the animal), the energy 
consumption, etc. the role of this work is to improve some 
performances. The first goal is to increase the power transfer 
efficiency and to offer a high bandwidth with the carrier 
frequency, which is limited to a few ten of Mega Hertz 
(frequencies used in the inductive link are effectively low). 
Although, coupling inductive insensitivity and power/data 
transmission have been discussed, so, few works focus on the 
aspect of the bandwidth of the inductive link [8-9]. ON-OFF 
keying (OOK) and Amplitude Shift Keying (ASK) modulations 
were used in the above applications because of their simple 
modulation/demodulation and low power consumption. On the 
other hand, the main drawback of OOK and ASK links are the 
low data transmission bandwidth [10]. As solution, wideband 
frequency shift keying was used to provide a large bandwidth. 
In wideband FSK protocol, binary logic “0” is transmitted by 
two cycles of the carrier wave f1, and binary logic “1” is 
transmitted by a single cycle of the carrier wave f2. With f1 twice 
f2 (f1=2f2), the design of data and clock recovery in the implant 
becomes simpler [11]. Moreover, we can achieve a larger data 
rate carrier frequency ratio. 
Class E PAs are generally used to drive inductive links. With 
the increasing of the quality factor (Q) of the amplifier, the 
power transfer efficiency of the inductive link will increase 
directly. However, as Q increases, the amplifier becomes very 
sensitive to phase and frequency shifts of the input clock and,  
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as a result, its bandwidth is reduced. In addition, varying the 
frequency of the input clock detunes the class E PA. Therefore, 
the implementation of ASK and OOK modulations can be 
easily designed with an inductive link driven by a class E power 
amplifier, while FSK modulation on a class E PA is a challenge. 
For this reason, in this work, an inductive link for small 
telemetry system is implemented. It uses wideband FSK 
modulation (f1=5MHz and f2=10MHz) to increase the power 
transfer efficiency and to provide high bandwidth data 
transmission. The proposed Class E AP correctly tunes to both 
clock frequencies f1 and f2, thanks to the switching tow 
transistors that can switch according to the data signal. 
The second objective is to minimize the size and the power 
consumption of the implant unit. For this reason, we designed 
the analog front end of the implant, which consists of two main 
sub-blocks, the first block is the low power wideband FSK 
demodulator to generate both data and clock signal from the 
FSK carrier wave, the second block is the low power voltage 
generator to provide 1V supply voltage. The voltage regulation 
system consists of a voltage rectifier which is a full-wave cross-
coupled rectifier with bootstrap capacitors to minimize the 
resulting threshold voltage (Vth) of the rectifier transistors and 
increase the power efficiency, the generator system contains 
also a low-dropout LDO voltage regulator which uses a control 
section to minimize the quiescent current of the voltage 
regulator and to improve its other performance. The entire 
circuitry is implemented using the 180 nm CMOS process. 
The organization of this work is as follow, Section II presents 
a theoretical study for the design of wideband FSK transmitter, 
as well as simulation results that illustrate the 5MHz-10MHz 
FSK carrier across the transmission coil (Lt) and the receiver 
coil (Lr). The FSK demodulator, and the voltage generator with 
its blocks (rectifier, regulator) are detailed in Section III, this is 
followed by a detailed results discussions and performance 






























Fig. 1.   Overall telemetry system 
II. TRANSMITTER DESIGN 
In this section, a wideband FSK modulator to transmit both 
power and data to the implant unit is implemented. Class E PAs 
are an important element for the design of the transmission 
section, they are widely used because of their high theoretical 
efficiency (about 90-95%), their simplicity, their high energy 
transmission and their low power consumption when they are 
used as a modulator as they eliminate the need for mixers. A 
simple Class E PA is designed to turn and work properly for a 
special input clock frequency f, the load network should be 
precisely tuned, that can work simply in the design of an OOK 
or ASK transmitter that uses one carrier wave. Fig. 2 shows a 
class E PA and Table I presents the values of its parameters that 
work with 10 MHz input clock, the mathematical model to 
 
design a simple amplifier is calculated as follows: We suppose 
that, RL=50 Ω (load resistor), f=10 MHz, Pout=150 mW, 
VDD=3.3 V, and the switch with 50% of the duty cycle. For 
optimum the power of the class E PA we have to find the 
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For high efficiency, the Q of the amplifier must be high and 
compatible with the desired bandwidth. A high Q of the 
inductive coil should make the output signal as close as possible 
to an ideal carrier, and very high Q reduces the effective 
bandwidth of the inductive link. In addition, the choice of Q is 











With R is the resistance total in the series RLC branch of the 
amplifier, Q, f, Lt are the quality factor, the operating frequency 
and the transmitter coil, respectively. 
If we set the Class E AP to operate with a particular 
frequency, varying the frequency of the input clock causes a 
sharp degradation in the performance of the Class E AP. 
Moreover, the power loss in the NMOS switching transistor is 
increased [12]. This indicates that it is impossible to design the 
wideband FSK link on a simple amplifier using the input clock 
frequency shifting. 
Furthermore, (2) and (3) show that for each clock frequency, 
only a special value of Ct and Cp can make the AP work 
properly. Therefore, for two different carrier frequencies f1 and 
f2, the values of Ct and Cp must be varied so that the power 
amplifier remains tuned at both frequencies. On the other hand, 
the inductor Lt, and the resistance R are unchanged; moreover, 
the Q of the amplifier will be proportional to f1 and f2 [12]. 
 
Fig. 2.  Schematic of the class E power amplifier 
TABLE I 
 10 MHZ CLASS E PA PARAMETERS 
 
Parameter Description Value 
f Input Clock Frequency  10MHz 
Lrfc Chock Coil 30µH 
Cp Parallel Capacitor 69.78pF 
Ct Transmitter Capacitor 40.1pF 
Rt Transmitter Resistance 1Ω 
Lt Transmitter Coil 5µH 
To achieve higher data rate to carrier frequency ratios, and to 
allow easy data and clock recovery at the receiver side, 
wideband FSK (f2= 2f1) is the best choice. Therefore, we chose 
f2= 2f1=10MHz for the wideband FSK transmitter design. 
 
 
Fig. 3.  Implementation of 5/10 wideband FSK transmitter 
Fig. 3 shows the schematic diagram of the wideband FSK 
link, all NMOS transistors with ideal switches. The 
capacitor Ct in the amplifier load network is divided into two 
capacitors, Ct1 and Ct2, and the capacitor Cp is divided into two 
capacitors Cp1 and Cp2. Cp2 and Ct2 are connected when the 
switches N2 and N3 are active (data signal is high), and they are 
disconnected when N2 and N3 are not active (data signal is 
low). When data signal is low (modulating bit “0”), 
transistors N2 and N3 are not active, and therefore, 
capacitors Cp2 and Ct2 are disconnected. At the same moment, 
a 2 to 1 multiplexer deliver the clock frequency f2 (10MHz) and 
routs it to the gate of the transistor N1 (fig. 4), so the values of 
Cp1 and Ct1 are the same used in table1 with Q=20. 
 
 
Fig. 4.  Equivalent schematic with 10 MHz input clock frequency 
In opposed, when data signal is high (modulating bit “1”), the 
transistors N2 and N2 are active, and therefore, the capacitor Cp2 
is became in parallel to Cp1, and Ct2 is became in parallel to Ct1. 
At the moment, 2 to 1 multiplexer delivers the clock frequency 
f1 (5MHz) and routs it to the gate of transistor N1 (Fig. 5). To 
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In the implementation of proposed circuit, we chose the value 
of the coil Lt to be 5 𝜇H and Lr to be 1.7 µH, this is typical for 
telemetry implant, and calculated the values of Rt, Cp1, Ct1, 
using (2) and (3) to have a Q of 20 at 10MHz input clock 
frequency. In opposed, we calculated the value of Cp2 and Ct2, 
considering that Q would be about 10 at 5MHz input clock 
frequency. The calculating of Cp2 and Ct2 is as follow, we 
consider a simple class E PA with 5 MHz input clock, the 
parallel capacitor of the simple amplifier noted Cp5 is the 
equivalent capacitor shown in fig. 3 Cp1 parallel on Cp2, and 
using (2) we can calculate Cp5. 
 
Cp5=Cp1+Cp2=116.8 pF (7) 
So 
Cp2=Cp5-Cp1=74.02 pF (8) 
 
With the same method, and using (3), the value of Ct2 is about 
51.26pF. The parameters of class E PA and their values are 
presented in table 2. Fig. 6 and Fig.7 shows the wideband FSK 
signal across the external unit coil Lt (transmitter) and implant 
coil Lr (receiver), respectively. The coupling factor k between 
Lr and Lt is chosen to be 0.3 (typical value). 
 
Fig. 5.  Equivalent schematic with 5MHz input clock frequency 
 
TABLE II 
PARAMETERS AND VALUES OF 5MHZ/10 MHZ CLASS E PA 
 
Parameter Description Value 
Lrfc Chock Coil 30µH 
Lt Transmitter Coil 5µH 
Lr Receiver Coil 1.7µH 
Rt Transmitter Resistance 1Ω 
Rr Receiver Resistance 6.2Ω 
Cp1 First Parallel Capacitor 69.78pF 
Cp2 Second Parallel Capacitor 74.02pF 
Ct1 First Transmitter Capacitor 20.62pF 
Ct2 Second Transmitter Capacitor 51.26pF 
Cr Receiver Capacitor 140pF 
Rr Receiver Resistance 100Ω 
Element Transistor Type 
N1 Active Device Switch 2N2222 
N2 Commutation Transistor 2N2222 
N3 Commutation Transistor BSS87 
 
 
Fig. 6.  Carrier wave across the transmitter coil Lt 
 
 
Fig. 7. Carrier wave across the receiver coil Lr 
TABLE III 
COMPARISON OF PROPOSED FSK LINK WITH OTHER LINKS 
 
Work [11] [13] [14] This work 
AP Linear Class E Class E Class E 
Frequencies [MHz] 5/10 0.48±0.004 2 5/10 
Data Rate [Mbps] 2.5 0.12 1 2.5 
Data Rate to Carrier 
Frequency Ratio 
33.3 25 24 28.6 
PTE [%] 20 - - 28 
Process Commercial 130 nm 180 nm 180 nm 
Table III presents the performances of the wideband FSK 
transmitter/receiver link proposed. The increasing of the carrier 
frequencies used in this work increased the bandwidth and the 
data rate which is 2.5Mbps. The power transfer efficiency 
(PTE) transferred from the source to the load calculated is about 
is about 28% with 7mm operation distance which is higher than 
the one mentioned in [13]. 
III. IMPLANT DESIGN 
A. 5/10 wideband FSK demodulator 
The circuit demodulator (Fig. 8) derives a constant frequency 
clock directly from the FSK carrier and uses this clock to 
sample the data bits [15]. 5MHz/10MHz wideband FSK carrier 
is treated as an alternative signal and squared up using a clock 
regenerator (simple comparator can be used). The output of the 
comparator CLK_in includes time-critical information, from 
which a frequency clock can be generated. Clock recovery from 
the Manchester coding bitstream circuit can be achieved using 
a digital monoflop. The monoflop accomplishes the recovery 
clock, and generates a negative Td whenever it is triggered by a 
positive frequency clock transition during the idle state. The 
output of the monoflop serves as a basic clock signal for further 
processing of the data stream. The demodulated data signal is 
acquired by sampling the signal squared at each falling edge of 
the clock signal. Fig. 9 illustrates the simulation results of 

























Fig. 8.  Wideband FSK demodulator block diagram 
 
 
Fig. 9.  Simulation results of the demodulator circuit 
B. Voltage regulation system 
The power supply module is a power generating circuit used 
to convert the alternative voltage across the implant coil into a 
stable and preferred DC voltage. The proposed voltage 
regulation system has a voltage rectifier to convert the 
alternative signal to DC voltage and a low-drop voltage 
regulator to generate the preferred value to power the other sub-
blocks. 
1) Rectifier 
The alternative signal is converted to an unstable signal using 
AC to DC converter. Generally, a bridge rectifier in CMOS 
technology or a Dickson charge pump circuit are used to design 
low power voltage generators. A common drawback of these 
rectifiers is the drop in output voltage due to the threshold 
voltage of the MOS transistors. The threshold voltage not only 
reduces the output voltage, but also reduces the efficiency of the 
rectifier. In addition, the problem of low power that may be 
present across the implant antenna is not present, so the use of 
voltage multipliers (such as the N-stage Dickson charge pump) 
is not important in our work because the inductive link 
guarantees enough power across the implant antenna. One of 
the techniques used to eliminate the threshold voltage of 
transistors is the using of Schottky transistors [16]. The using 
of Schottky transistors is not compatible with the CMOS 
standard, resulting in increased manufacturing cost. 
The voltage drop problem is solved thanks to the structure of 
cross-coupled full-wave rectifier by crossing all transistors. But 
energy efficiency suffers greatly at higher frequencies. To 
eliminate the impact of the Vth of transistors, there are different 
techniques that use additional bias circuits in CMOS 
technology. These additional bias circuits, in the form of either 
a source-bulk bias [17], dynamic drain-gate techniques [18] or 
a bootstrap capacitor [19], are used to generate a DC voltage to 
eliminate or reduce the effect of Vth voltage. 
Feature, AC to DC converter architecture proposed in [20] 
(Fig. 10 (a) and (b)) which is used in the implementation of 
proposed voltage generator because, its low power 
consumption, its high efficiency, its small size and its 
compatibility with our system. This circuit uses Bootstrapping 
circuits to reduce the resultant threshold voltage Vth of 
transistors M3 and M4. If we consider Vth5=Vth7 by 
eliminating body effect because of different bulk biasing and 






From (9) and (10), the threshold voltage resultant of the 
overall circuit is bringing down as compared with other 
conventional diode-connected PMOS structure mentioned in 
other cross coupled approach and result in the increase of 
voltage signal range for giving input voltage. The using of 
bootstrapping capacitors educes the effective threshold of the 
circuit. To bias the selected transistors (M5, M6), the Dynamic 
Bulk Switching (DBS) technique shown in Fig. 10 (b) is used. 
The DBS technique is typically used to connect most of the 
auxiliary path transistors (M5, M6) to the highest available 
voltage and to reduce current leakage, thereby reducing rectifier 





Fig. 10.  (a) Voltage rectifier, (b) Dynamic Bulk Biasing Circuit to bias bulk 
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During the positive input cycle, the main conduction path 
passes through M3 to the capacitors CL and CB1. The NMOS 
cross-coupled gate transistor (M2) provides a low impedance 
return path for the load current. A secondary path with M5 
connected as a diode provides a path between the input and 
output nodes to charge the storage capacitor CB1. The transistor 
connected in diode M5 does not significantly reduce the overall 
energy efficiency, due to its remarkably small size (large 
channel resistance) compared to the much larger main path M3 
transistor (to produce the desired small channel resistance). As 
a result, most of the charging current flows through M3, for 
which the effective threshold voltage is considerably reduced 
by the firing capacitor connected to its gate. 
In steady state, as only a small part of the charging current 
flows through M5, its contribution to the rectifier power losses 
remains small. The combination M5, M7 and CB1 provide the 
bias that reduces the effective threshold voltage of M3. In 
negative cycles. The other circuit (consisting of M2, M4, M6, M8 
and CB2) rectifies the input voltage (negative cycle) in the same 
way. 
Fig.12 shows the efficiency of our proposed circuit implanted 
using 180nm CMOS process versus the amplitude of the input 
signal Vin, the efficiency is maximum (about 84%) from an 
input of amplitude 0.7V. Moreover, it does not depend on the 
frequency in the range 1MHz - 60MHz as shown in Fig. 13, 
which is compatible and better with the field of medical 
telemetry system. Fig. 11 shows the variation of the rectifier 
output Vout according to the input signal. 

















Fig. 11.  Output voltage versus input voltage 
2) Voltage regulator 
The proposed voltage regulator (Fig. 14) consists of two 
sections: regulation section composed of differential pair, a 
feedback network (4 PMOS transistors PF1 to PF4), pass device 
(PMOS transistor pass) and this section is followed by a two-
stage amplifier and its compensation capacitor (control section). 
In the regulation section, the single-stage differential 
amplifier is adopted as the error amplifier for the LDO voltage 
regulator to save the power dissipation. Thus, Fig. 14 shows that 

































Fig. 12.  Curve of efficiency versus input voltage 




















Fig. 13.  Curve of efficiency as a function of frequency 
a single pair of PMOS current mirrors is used as the active 
resistor instead of a cascaded current mirror, because an active 
cascaded current mirror can minimize the bandwidth of the 
amplifier. Multiple amplifier stages are not necessary because 
the bandwidth of the error amplifier reduces as the number of 
amplifier stages increases and the gain is high enough for the 
transistors in the subthreshold region, moreover, the size of the 
whole circuit becomes larger. 
The feedback consists of four diode-connected PMOS 
transistors, PF1 to PF4. The advantages of using PMOS 
transistors as active resistors are that they minimize the current 
flowing through the feedback network and the chip surface 
compared to an ordinary resistor and also eliminate the body 
effect. As the transistors PF1 to PF4 are connected in series, they 
all work in the sub-threshold region, so the voltages across each 
of them are below the threshold voltage. Thus, the current 
flowing through the feedback generator can be reduced.  
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Control OPA Feedback Load
 
Fig. 14.  Schematic of the voltage regulator 
The stability of the output voltage regulator depends on the 
bias current ISS (current drain-source of MS transistor) of the 
error amplifier. The variation of output voltage regulator Vreg 














The effect caused of load current variation on Vreg (load 


















The line regulation caused by variation in voltage reference 
is approximated [21]. It can’t be reduced anyway, since it 









                                                                                                                                                          
The load regulation effect according to a variation of the load 














                                                                                                                   
where gmD is the transconductance of MD1 and MD2 transistors 
in differential pair, and RF1,2 and RF3,4 are the equivalent 
resistance of feedback network, ron and rop are the output 
resistance of transistors NMOS and PMOS transistor, gmpass, 
Ropass and RL are the transconductance of Ppass, the output restore 
of Ppass and the load resistor respectively. 
From (11) and (12), to improve line and load regulation 
factors the gain voltage of differential pair and if the channel 
length of MD1 and MD2 should be high and long respectively. 
Moreover, the output resistance of the pass device can be 
minimized by using a short-channel PMOS transistor. 
Differential pair directly regulates the gate of the pass transistor. 
Its role is to suppress output voltage peaks, Vreg, which are due 
to a step in the load. The main performance of voltage regulator 
is influenced by the amplitude of the voltage peaks and the 
recovery time. The main role of the control section of the 
proposed voltage regulator is to control the gate voltage of P1 
and P2 transistors and thereby stabilize the DC level at Vreg 
signal. 
For this function, a two-stage operational amplifier with 
Miller capacitor compensation was used. Control section is 
implemented to consume a low quiescent current and will 
therefore have low energy consumption. 
Control section starts at the gate of N1 transistor, then through 
the OpAmp, goes from the gate to the drain of P1 transistor and 
then from the gate to the drain of Ppass. When the steps in load 
current occur, control section must be able to drive the gate of 
P1 and P2 transistors without slewing the transient. 
Consequently, the common source stage of the control section 
must produce a high enough drain current IDN4. The required 
IDN4 can be minimized by choosing a lower W/L for transistors 
N3 and N4 to minimize the parasitic capacity related to the gate. 
The simulation results shown in fig. 15 presents the line 
regulation performance. It consists in abruptly varying the input 
voltage (Vin) from 1.081V to 2.1V, and measuring the variation 
of the output voltage (Vreg). It can be seen that the output of the 
regulator is disturbed by the rapid variation of the input voltage, 
but it recovers its nominal value after a delay of less than 0.1μs 
with an overshoot of 8mV. Moreover, the dropout of the 
proposed voltage regulator and its quiescent current are 81mV 
and 9.9µA respectively. 
 
 
Fig. 15. Simulation of the line regulation performance  
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The purpose of the load regulation simulation is to verify the 
ability of the system to regulate the output voltage in the face of 
a sudden change in load current. We test our regulator by 
applying a load current variation from its minimum to its 
maximum value (0 to 1mA). Fig. 16 illustrates the response of 
the regulator to these load conditions. A fast variation of the 
load current of 1mA causes a small variation measured on the 
curve of the output voltage, with a value of 10mV, which 
presents the correct operation of our proposed regulator. 
 
 
Fig. 16. Simulation of the load regulation performance 
The DC line regulation simulation consists of continuously 
varying the input voltage Vin from 0V to 3V and measuring the 
output of the regulator. Figure 17 shows the static response of 
the system to this variation. This figure shows that the output of 
the regulator is stable (almost constant) when the input voltage 
(Vin) is greater than or equal to the regulated voltage (nominal 
voltage) plus the dropout voltage Vdo (Vin=Vout+Vdo). 
Afterwards, when Vin drops above the Vout+Vdo voltage the 
output of the regulator follows the input voltage. We measure a 
variation of 17mV when Vin varies from 1.1V to 3V. The 
dropout of the system is 81mV. 
 
Fig. 17. DC line regulation simulation of proposed regulator 
Performances comparison with other published works are 
shown in Table IV. The quiescent current of this work is 9.9µA 
and the voltage drop out Vdo is 81mV which is lower than the 
reported results in [20],[21] and [22], we can note that a low 
quiescent current and a low voltage drop out will minimize 
directly the power consumption of the circuit. Moreover, the 
low line regulation (8 mV/V) and low load regulation 
(10mV/mA) simulated makes the power generator works 
efficiently.   
TABLE IV 




[22] [23] [24] 
CMOS Technology 180 nm 130 nm 180 nm 95 nm 
Drop Out Vdo [mV] 81 340 300 100 
Output [V] 1 0.97 1 1 to 1.5 
Line Regulation [mV/V] 8 14 2.7 17.7 
Load Regulation [mV/mA] 10 11.6 7 32 
Settling Time [µs] 1 7.9 1.6 7.5 
quiescent Current [µA] 9.9 10.5 28 80 
3) Output waveform of the voltage generator 
.  
 
Fig. 18. The transient response of the output of the system generator 
 
To verify the correct operation of our voltage regulation 
system, which consists of the proposed CMOS rectifier and the 
proposed voltage regulator mentioned in the previous sections, 
we made a transient analysis, we applied an input signal Vin 
which is a sinusoidal signal of 10MHz frequency and its 
amplitude is 5V, this analysis presented in fig. 18 allows us to 
see the output signal Vreg which is regulated at a fixed value of 
1V. Therefore, at the simulation level, the system works 
correctly. This result indicated that the generator is capable to 
provide stable, efficient, and input independent power supply. 
Moreover, the proposed generator can be used in many wireless 
applications that use low power such as radio frequency 
identification RFID passive system. 
IV. CONCLUSION 
This paper presents the RF front-end circuits of both internal 
and external units of telemetry system for small animal. The 
external unit uses class E PA to drive the inductive link. The 
5MHz-10MHz wideband FSK transmitter is designed to offer 
high bandwidth and to transfer the maximum power to the small 
implant, PTE calculated is about is about 28% with 7mm 
operation distance.  On the implant side, the 5MHz/10MHz 
wideband FSK demodulator is designed to demodulate the 
transmitted data and to generate the recovery clock, moreover, 
low-power generator circuit is created to provide 1V supply 
voltage to the other circuits (demodulator, digital block and RF 
transceiver). Although the simulation results show the good 
performance of the proposed architectures, but the skin of the 
animals can create small effects on the sent signals. Moreover, 
the quality factor of PA used in this work remains effectively 
Vout 
Vin 
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low. This system designed in this work can work effectively 
with other applications that use high power such as circuits 
implanted in large mammals and medical implants used by 
humans such as deep brain stimulators, cochlear implants, and 
pacemakers. 
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